

**• Product Summary**

Part #	V <sub>DS</sub>	R <sub>DS(on).typ</sub> (@V <sub>GS</sub> =4.5V)	R <sub>DS(on).typ</sub> (@V <sub>GS</sub> =2.5V)	I <sub>D</sub>
EFM3435A	-20V	62mΩ	70 mΩ	-3.5A

**• Features**


- Low R<sub>DS(on)</sub> @ V<sub>GS</sub>=-4.5V
- -2.5V Logic Level Control
- P Channel SOT23-3L Package
- Pb-Free, RoHS Compliant

**• Application**


- High-side Load Switch
- Switching Circuits
- High Speed line Driver

**• Ordering Information:**

Part NO.	EFM3435A
Marking	B5**
Packing Information	REEL TAPE
Basic ordering unit (pcs)	3000



P-Channel MOSFET


**HF**
**• Absolute Maximum Ratings (T<sub>C</sub>=25°C)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20	V
Gate-Source Voltage	V <sub>GS</sub>	±12	V
Drain Current-Continuous	I <sub>D</sub>	-3.5	A
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	-25	A
Maximum Power Dissipation	P <sub>D</sub>	1.4	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 To 150	°C

**• Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	R <sub>θJA</sub>	100	°C/W
--	------------------	-----	------

**• Static Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise stated)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V} I_{\text{D}}=-250\mu\text{A}$	-20	--	--	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=-20\text{V} V_{\text{GS}}=0\text{V}$	--	--	-1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 12\text{V} V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
<b>On Characteristics</b> <small>(Note 3)</small>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}} I_{\text{D}}=-250\mu\text{A}$	-0.4	-0.65	-1.0	V
Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=-4.5\text{V} I_{\text{D}}=-3.5\text{A}$	--	62	70	$\text{m}\Omega$
		$V_{\text{GS}}=-2.5\text{V} I_{\text{D}}=-3\text{A}$	--	70	80	$\text{m}\Omega$
<b>Dynamic Characteristics</b> <small>(Note 4)</small>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=-10\text{V} V_{\text{GS}}=0\text{V}$ $F=1.0\text{MHz}$	--	510	--	PF
Output Capacitance	$C_{\text{oss}}$		--	70	--	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		--	52	--	PF
<b>Switching Characteristics</b> <small>(Note 4)</small>						
Turn-on Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=-10\text{V} I_{\text{D}}=-3.5\text{A}$ $V_{\text{GS}}=-4.5\text{V} R_{\text{G}}=3\Omega$	--	11	--	nS
Turn-on Rise Time	$t_r$		--	10	--	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		--	60	--	nS
Turn-Off Fall Time	$t_f$		--	30	--	nS
Total Gate Charge	$Q_g$	$V_{\text{DS}}=-10\text{V} I_{\text{D}}=-3.5\text{A}$ $V_{\text{GS}}=-4.5\text{V}$	--	5.6	--	nC
Gate-Source Charge	$Q_{\text{gs}}$		--	0.6	--	nC
Gate-Drain Charge	$Q_{\text{gd}}$		--	1.8	--	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <small>(Note 3)</small>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V} I_{\text{S}}=-3\text{A}$	--	-0.85	-1.2	V
Diode Forward Current <small>(Note 2)</small>	$I_{\text{S}}$		--	--	-3	A

Notes:

① Pulse width limited by maximum allowable junction temperature

②Pulse test ; Pulse width $\leq 300\mu\text{s}$ , duty cycle $\leq 2\%$ .

## • Typical Characteristics




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)








Figure 11: Normalized Maximum Transient Thermal Impedance (Note E)



## • Test circuit




Gate Charge Test Circuit &amp; Waveform



Resistive Switching Test Circuit &amp; Waveforms



Diode Recovery Test Circuit &amp; Waveforms

**SOT23-3L Package Outline Dimensions**

**DIMENSIONS (unit : mm)**

Symbol	Min	Typ	Max	Symbol	Min	Typ	Max
<b>A</b>	1.00	1.17	1.30	<b>A<sub>1</sub></b>	0.01	0.05	0.10
<b>b<sub>p</sub></b>	0.35	0.39	0.50	<b>c</b>	0.10	0.20	0.26
<b>D</b>	2.70	2.90	3.10	<b>E</b>	1.30	1.58	1.70
<b>e</b>	--	1.90	--	<b>e<sub>1</sub></b>	--	0.95	--
<b>H<sub>E</sub></b>	2.50	2.78	3.00	<b>L<sub>p</sub></b>	0.20	0.32	0.60
<b>Q</b>	0.23	0.27	0.33	<b>v</b>	--	0.20	--
<b>w</b>	--	0.20	--				