

• Product Summary



Part #	V _{DS}	R _{DS(on).typ} (@V _{GS} =10V)	R _{DS(on).typ} (@V _{GS} =4.5V)	I _D
EFM4406A	30V	9mΩ	12.5mΩ	13A

• Description

- The EFM4406A is the high cell density trenched
- N-ch MOSFETs which provide excellent
- RDSON and gate charge for most of the
- synchronous buck converter applications.
- The EFM4406A meet the RoHS and Green
- Product requirement, 100 % EAS guaranteed
- with full function reliability approved.

• Application

- Super Low Gate Charge 100% EAS Guaranteed
- Green Device Available Excellent CdV/dt effect decline
- Advanced high cell density Trench technology


N-Channel MOSFET

SOP-8
• Ordering Information:

Part NO.	EFM4406A
Marking	4406A *****
Packing Information	REEL TAPE
Basic ordering unit (pcs)	3000

• Absolute Maximum Ratings (T_C=25°C)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±20	V
Drain Current-Continuous	I _D	13	A
Drain Current-Pulsed ^(Note 1)	I _{DM}	100	A
Maximum Power Dissipation	P _D	3.1	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 To 150	°C

• Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	R _{θJA}	75	°C/W
---	------------------	----	------

• Static Electrical Characteristics @ $T_J = 25^\circ C$ (unless otherwise stated)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V I_D=250\mu A$	30	--	--	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=30V V_{GS}=0V$	--	--	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V V_{DS}=0V$	--	--	± 100	nA
On Characteristics <small>(Note 3)</small>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS} I_D=250\mu A$	1.5	1.9	2.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V I_D=12A$	--	9	11	$m\Omega$
		$V_{GS}=4.5V I_D=10A$	--	12	15	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS}=5V I_D=12A$	--	45	--	S
Gate Resistance	R_g	$F=1.0MHz$	--	1.6	--	Ω
Dynamic Characteristics <small>(Note 4)</small>						
Input Capacitance	C_{iss}	$V_{DS}=15V V_{GS}=0V$ $F=1.0MHz$	--	760	--	PF
Output Capacitance	C_{oss}		--	125	--	PF
Reverse Transfer Capacitance	C_{rss}		--	70	--	PF
Switching Characteristics <small>(Note 4)</small>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=15V I_D=12A$ $V_{GS}=10V R_G=3\Omega$	--	4.4	--	nS
Turn-on Rise Time	t_r		--	9	--	nS
Turn-Off Delay Time	$t_{d(off)}$		--	17	--	nS
Turn-Off Fall Time	t_f		--	6	--	nS
Total Gate Charge	Q_g	$V_{DS}=15V I_D=12A$ $V_{GS}=10V$	--	14	--	nC
Gate-Source Charge	Q_{gs}		--	2.4	--	nC
Gate-Drain Charge	Q_{gd}		--	3	--	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <small>(Note 3)</small>	V_{SD}	$V_{GS}=0V I_S=1A$	--	0.75	1	V
Diode Forward Current <small>(Note 2)</small>	I_S		--	--	4	A

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(MAX)}=150^\circ C$, using $\leq 10s$ junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=150^\circ C$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ C$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to lead $R_{\theta JL}$ and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{J(MAX)}=150^\circ C$. The SOA curve provides a single pulse rating.

- Typical Characteristics




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Single Pulse Avalanche capability (Note C)




Figure 10: Maximum Forward Biased Safe Operating Area (Note F)








Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)

SOP8 Package Outline Dimensions


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.450	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
e	1.270 (BSC)		0.050 (BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°		8°	


Note:

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.